andreil/klipper
1
0
Fork 0
mirror of https://github.com/andreili/klipper.git synced 2025-08-24 03:44:06 +02:00
Code Issues Packages Projects Releases Wiki Activity

stm32: H7 spi enable use of fifo

Browse Source 
Signed-off-by: Timofey Titovets <nefelim4ag@gmail.com>
This commit is contained in:
Timofey Titovets 2025-05-16 20:15:02 +02:00 committed by KevinOConnor
parent 841a9ca2f7
commit 3a015cd00d
1 changed files with 8 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/stm32/stm32h7_spi.c
View File

@ -122,6 +122,8 @@ spi_transfer(struct spi_config config, uint8_t receive_data,
uint8_t len, uint8_t *data) uint8_t len, uint8_t *data)
{ {
uint8_t rdata = 0; uint8_t rdata = 0;
uint8_t* wptr = data;
uint8_t* end = data + len;
SPI_TypeDef *spi = config.spi; SPI_TypeDef *spi = config.spi;
spi->CR2 = len << SPI_CR2_TSIZE_Pos; spi->CR2 = len << SPI_CR2_TSIZE_Pos;
@ -129,10 +131,12 @@ spi_transfer(struct spi_config config, uint8_t receive_data,
spi->CR1 = SPI_CR1_SSI | SPI_CR1_SPE; spi->CR1 = SPI_CR1_SSI | SPI_CR1_SPE;
spi->CR1 = SPI_CR1_SSI | SPI_CR1_CSTART | SPI_CR1_SPE; spi->CR1 = SPI_CR1_SSI | SPI_CR1_CSTART | SPI_CR1_SPE;
while (len--) { while (data < end) {
writeb((void *)&spi->TXDR, *data); uint32_t sr = spi->SR & (SPI_SR_TXP | SPI_SR_RXP);
while ((spi->SR & (SPI_SR_RXWNE | SPI_SR_RXPLVL)) == 0) if ((sr == SPI_SR_TXP) && wptr < end)
; writeb((void*)&spi->TXDR, *wptr++);
if (!(sr & SPI_SR_RXP))
continue;
rdata = readb((void *)&spi->RXDR); rdata = readb((void *)&spi->RXDR);
if (receive_data) { if (receive_data) {