mirror of
https://github.com/andreili/SBC_builder.git
synced 2025-08-24 03:14:06 +02:00
36 lines
1.2 KiB
Diff
36 lines
1.2 KiB
Diff
From 7b4684d211e12e8afabc94d545078e3ad070d1be Mon Sep 17 00:00:00 2001
|
|
From: Ondrej Jirman <megi@xff.cz>
|
|
Date: Sun, 9 Jun 2024 14:30:12 +0200
|
|
Subject: drm: rockchip: dw-mipi-dsi-rockchip: Fix ISP1 PHY initialization
|
|
|
|
After suspend/resume cycle, ISP1 would stop receiving data.
|
|
Re-initializing DPHY during PHY power on fixes the issue.
|
|
|
|
Signed-off-by: Ondrej Jirman <megi@xff.cz>
|
|
---
|
|
drivers/gpu/drm/rockchip/dw-mipi-dsi-rockchip.c | 8 ++++++++
|
|
1 file changed, 8 insertions(+)
|
|
|
|
diff --git a/drivers/gpu/drm/rockchip/dw-mipi-dsi-rockchip.c b/drivers/gpu/drm/rockchip/dw-mipi-dsi-rockchip.c
|
|
index 3398160ad75e..471851879947 100644
|
|
--- a/drivers/gpu/drm/rockchip/dw-mipi-dsi-rockchip.c
|
|
+++ b/drivers/gpu/drm/rockchip/dw-mipi-dsi-rockchip.c
|
|
@@ -1245,6 +1245,14 @@ static int dw_mipi_dsi_dphy_power_on(struct phy *phy)
|
|
goto err_phy_cfg_clk;
|
|
}
|
|
|
|
+ if (dsi->cdata->dphy_rx_init) {
|
|
+ ret = dsi->cdata->dphy_rx_init(phy);
|
|
+ if (ret < 0) {
|
|
+ DRM_DEV_ERROR(dsi->dev, "hardware-specific phy init failed: %d\n", ret);
|
|
+ goto err_pwr_on;
|
|
+ }
|
|
+ }
|
|
+
|
|
/* do soc-variant specific init */
|
|
if (dsi->cdata->dphy_rx_power_on) {
|
|
ret = dsi->cdata->dphy_rx_power_on(phy);
|
|
--
|
|
2.35.3
|
|
|