mirror of
https://github.com/andreili/SBC_builder.git
synced 2025-08-24 03:14:06 +02:00
98 lines
2.0 KiB
Diff
98 lines
2.0 KiB
Diff
From 7c87d7c71b5d5982bdcf592fe12fb851c30d54de Mon Sep 17 00:00:00 2001
|
|
From: Jernej Skrabec <jernej.skrabec@siol.net>
|
|
Date: Sat, 24 Aug 2019 01:03:05 +0200
|
|
Subject: arm64: dts: allwinner: h6: tanix: enable Ethernet
|
|
|
|
Tanix-TX6 and TX6 mini boards provide an 100MBit/s Ethernet port, which
|
|
uses the EPHY integrated into the Allwinner H6 SoC.
|
|
|
|
Enable the MAC node, plus the required AC200 nodes to allow configuring
|
|
and enabling the integrated PHY.
|
|
|
|
Signed-off-by: Jernej Skrabec <jernej.skrabec@siol.net>
|
|
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
|
|
---
|
|
.../boot/dts/allwinner/sun50i-h6-tanix.dtsi | 38 +++++++++++++++++++
|
|
1 file changed, 38 insertions(+)
|
|
|
|
diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h6-tanix.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-h6-tanix.dtsi
|
|
index bb7de37c0d58..a660ef85100e 100644
|
|
--- a/arch/arm64/boot/dts/allwinner/sun50i-h6-tanix.dtsi
|
|
+++ b/arch/arm64/boot/dts/allwinner/sun50i-h6-tanix.dtsi
|
|
@@ -10,6 +10,7 @@
|
|
|
|
/ {
|
|
aliases {
|
|
+ ethernet0 = &emac;
|
|
serial0 = &uart0;
|
|
};
|
|
|
|
@@ -84,6 +85,16 @@ wifi_pwrseq: wifi-pwrseq {
|
|
};
|
|
};
|
|
|
|
+&ac200_ephy_ctl {
|
|
+ x-powers,led-polarity = <GPIO_ACTIVE_HIGH>;
|
|
+ phy-address = <1>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&ac200_pwm_clk {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
&cpu0 {
|
|
cpu-supply = <®_vdd_cpu_gpu>;
|
|
};
|
|
@@ -104,6 +115,14 @@ &ehci3 {
|
|
status = "okay";
|
|
};
|
|
|
|
+&emac {
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&ext_rmii_pins>;
|
|
+ phy-mode = "rmii";
|
|
+ phy-handle = <&ext_rmii_phy>;
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
&gpu {
|
|
mali-supply = <®_vdd_cpu_gpu>;
|
|
status = "okay";
|
|
@@ -119,6 +138,21 @@ hdmi_out_con: endpoint {
|
|
};
|
|
};
|
|
|
|
+&i2c3 {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
+&mdio {
|
|
+ ext_rmii_phy: ethernet-phy@1 {
|
|
+ compatible = "ethernet-phy-id0044.1400",
|
|
+ "ethernet-phy-ieee802.3-c22";
|
|
+ reg = <1>;
|
|
+ resets = <&ac200_ephy_ctl>;
|
|
+ reset-names = "phy";
|
|
+ clocks = <&ac200_ephy_ctl>;
|
|
+ };
|
|
+};
|
|
+
|
|
&mmc0 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&mmc0_pins>;
|
|
@@ -162,6 +196,10 @@ &pio {
|
|
vcc-pg-supply = <®_vcc1v8>;
|
|
};
|
|
|
|
+&pwm {
|
|
+ status = "okay";
|
|
+};
|
|
+
|
|
&r_ir {
|
|
status = "okay";
|
|
};
|
|
--
|
|
2.35.3
|
|
|